Skip to content

An energy-efficient and scalable eDRAM-based register file architecture for GPGPU.

Naifeng Jing, Yao Shen, Yao Lu, Shrikanth Ganapathy, Zhigang Mao, Minyi Guo, Ramon Canal, Xiaoyao Liang

VenueA*ISCA
Year2013
ProceedingsISCA

Browse the full ISCA paper archive.