Skip to content

Multi-level memory systems using error control codes.

Hsie-Chia Chang, Chien-Ching Lin, Tien-Yuan Hsiao, Jieh-Tsorng Wu, Ta-Hui Wang

VenueCISCAS
Year2004
ProceedingsISCAS (2)

Browse the full ISCAS paper archive.