Self-sampled vernier delay line for built-in clock jitter measurement.

Kuo-Hsing Cheng, Chan-Wei Huang, Shu-Yu Jiang

Browse the full ISCAS paper archive.