A subthreshold SRAM with embedded data-aware write-assist and adaptive data-aware keeper.

Yi-Wei Chiu, Yu-Hao Hu, Jun-Kai Zhao, Shyh-Jye Jou, Ching-Te Chuang

Browse the full ISCAS paper archive.