An 11-bit 20-MSample/s pipelined ADC with OTA bias current regulation to optimize power dissipation.

Jos ngel Daz-Madrid, Gins Domnech-Asensi, Jos-Alejandro Lpez Alcantud, M. Oberst

Browse the full ISCAS paper archive.