Interlaced 6T-10T CMOS in-memory computing circuit for low silicon area pipelined DNNs.

Gins Domnech-Asensi, Francisco Javier Andreo-Oliver, Ramn Ruiz Merino, Jos ngel Daz-Madrid

Browse the full ISCAS paper archive.