Low power digital design in FPGAs: a study of pipeline architectures implemented in a FPGA using a low supply voltage to reduce power consumption.

Andrs D. Garca, Wayne P. Burleson, Jean-Luc Danger

Browse the full ISCAS paper archive.