Skip to content

CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device.

Yan-Cheng Guo, Tian-Sheuan Chang, Chih-Sheng Lin, Bo-Cheng Chiou, Chih-Ming Lai, Shyh-Shyuan Sheu, Wei-Chung Lo, Shih-Chieh Chang

VenueCISCAS
Year2024
ProceedingsISCAS

Browse the full ISCAS paper archive.