A 3224-bit multiplier-accumulator with advanced rectangular styled Wallace-tree structure.

Niichi Itoh, Yasumasa Tsukamoto, Takeshi Shibagaki, Koji Nii, Hidehiro Takata, Hiroshi Makino

Browse the full ISCAS paper archive.