Low power 10-transistor full adder design based on degenerate pass transistor logic.

Jin-Fa Lin, Yin-Tsung Hwang, Ming-Hwa Sheu

Browse the full ISCAS paper archive.