On quantifying the figures of merit of power-gating for leakage power minimization in nanometer CMOS circuits.

Ashoka Visweswara Sathanur, Andrea Calimera, Antonio Pullini, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino

Browse the full ISCAS paper archive.