Instruction-based delay fault self-testing of pipelined processor cores.

Virendra Singh, Michiko Inoue, Kewal K. Saluja, Hideo Fujiwara

Browse the full ISCAS paper archive.