Skip to content

RLC effects on worst-case switching pattern for on-chip buses.

Shang-Wei Tu, Jing-Yang Jou, Yao-Wen Chang

VenueCISCAS
Year2004
ProceedingsISCAS (2)

Browse the full ISCAS paper archive.