Delay bound based CMOS gate sizing technique.

Alexandre Verle, Xavier Michel, Philippe Maurine, Nadine Azmard, Daniel Auvergne

Browse the full ISCAS paper archive.