Throughput Maximization for Wave-pipelined Interconnects using Cascaded Buffers and Transistor Sizing.

Li Wang, Terrence S. T. Mak, N. Pete Sedcole, Peter Y. K. Cheung

Browse the full ISCAS paper archive.