Power reduction through iterative gate sizing and voltage scaling.

Chingwei Yeh, Min-Cheng Chang, Shih-Chieh Chang, Wen-Ben Jone

Browse the full ISCAS paper archive.