AES architectures for minimum-energy operation and silicon demonstration in 65nm with lowest energy per encryption.

Wenfeng Zhao, Yajun Ha, Massimo Alioto

Browse the full ISCAS paper archive.