Skip to content

A CPL-based dual supply 32-bit ALU for sub 180nm CMOS technologies.

Bhaskar Chatterjee, Manoj Sachdev, Ram Krishnamurthy

VenueAISLPED
Year2004
ProceedingsISLPED

Browse the full ISLPED paper archive.