Improving Performance and Power by Co-Optimizing Middle-of-Line Routing, Pin Pattern Generation, and Contact over Active Gates in Standard Cell Layout Synthesis.

Sehyeon Chung, Jooyeon Jeong, Taewhan Kim

Browse the full ISLPED paper archive.