A power optimization method considering glitch reduction by gate sizing.

Masanori Hashimoto, Hidetoshi Onodera, Keikichi Tamaru

Browse the full ISLPED paper archive.