An adaptive write word-line pulse width and voltage modulation architecture for bit-interleaved 8T SRAMs.

Daeyeon Kim, Vikas Chandra, Robert C. Aitken, David T. Blaauw, Dennis Sylvester

Browse the full ISLPED paper archive.