Nanoscale CMOS circuit leakage power reduction by double-gate device.

Keunwoo Kim, Koushik K. Das, Rajiv V. Joshi, Ching-Te Chuang

Browse the full ISLPED paper archive.