Transistor-level monolithic 3D standard cell layout optimization for full-chip static power integrity.

Bon Woong Ku, Taigon Song, Arthur Nieuwoudt, Sung Kyu Lim

Browse the full ISLPED paper archive.