Power and delay aware synthesis of multi-operand adders targeting LUT-based FPGAs.

Taeko Matsunaga, Shinji Kimura, Yusuke Matsunaga

Browse the full ISLPED paper archive.