Full-chip sub-threshold leakage power prediction model for sub-0.18 m CMOS.

Siva G. Narendra, Vivek De, Shekhar Borkar, Dimitri A. Antoniadis, Anantha P. Chandrakasan

Browse the full ISLPED paper archive.