Voltage dependent gate capacitance and its impact in estimating power and delay of CMOS digital circuits with low supply voltage (poster session).

Koichi Nose, Soo-Ik Chae, Takayasu Sakurai

Browse the full ISLPED paper archive.