Clock gating for power optimization in ASIC design cycle theory & practice.

Sukumar Jairam, Madhusudan Rao, Jithendra Srinivas, Parimala Vishwanath, H. Udayakumar, Jagdish C. Rao

Browse the full ISLPED paper archive.