On the Design of a Register Queue Based Processor Architecture (FaRM-rq).

Ben A. Abderazek, Soichi Shigeta, Tsutomu Yoshinaga, Masahiro Sowa

Browse the full ISPA paper archive.