Efficient Fault Simulation of CMOS Circuits with Accurate Models.

Zeev Barzilai, J. Lawrence Carter, Vijay S. Iyengar, Indira Nair, Barry K. Rosen, Joe D. Rutledge, Gabriel M. Silberman

Browse the full ITC paper archive.