Hierarchical Data Invalidation Analysis for Scan-Based Debug on Multiple-Clock System Chips.

Sandeep Kumar Goel, Bart Vermeulen

Browse the full ITC paper archive.