Enhanced Delay Test Generator for High-Speed Logic LSIs.

Kazumi Hatayama, Mitsuji Ikeda, Terumine Hayashi, Masahiro Takakura, Kuniaki Kishida, Shun Ishiyama

Browse the full ITC paper archive.