A Method to Generate Tests for Combinational Logic Circuits Using an Ultra-High-Speed Logic Simulator.

Fumiyasu Hirose, Koichiro Takayama, Nobuaki Kawato

Browse the full ITC paper archive.