Using a hierarchical DfT methodology in high frequency processor designs for improved delay fault testability.

Michael Kessler, Gundolf Kiefer, Jens Leenstra, Knut Schnemann, Thomas Schwarz, Hans-Joachim Wunderlich

Browse the full ITC paper archive.