A Layout Driven Design for Testability Technique for MOS VLSI Circuits.

Sungho Kim, Prithviraj Banerjee, Srinivas Patil

Browse the full ITC paper archive.