Skip to content

Testing 3D chips containing through-silicon vias.

Erik Jan Marinissen, Yervant Zorian

VenueAITC
Year2009
ProceedingsITC

Browse the full ITC paper archive.