Automatic Test Plan Generation for Analog and Mixed Signal Integrated Circuits using Partial Activation and High Level Simulation.

Ravindranath Naiknaware, G. N. Nandakumar, Srinivasa Rao Kasa

Browse the full ITC paper archive.