Fast test generation for circuits with RTL and gate-level views.

Srivaths Ravi, Niraj K. Jha

Browse the full ITC paper archive.