A Method to Derive Compact Test Sets for Path Delay Faults in Combinational Circuits.

Jayashree Saxena, Dhiraj K. Pradhan

Browse the full ITC paper archive.