A low power and low cost scan test architecture for multi-clock domain SoCs using virtual divide and conquer.

Arasu T. Senthil, C. P. Ravikumar, Soumitra Kumar Nandy

Browse the full ITC paper archive.