Functional verification of intellectual properties (IP): a simulation-based solution for an application-specific instruction-set processor.

Manfred Stadler, Thomas Rwer, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner, Markus Thalmann

Browse the full ITC paper archive.