Pseudo fail bit map generation for RAMs during component test and burn-in in a manufacturing environment.

Jrg E. Vollrath, Randall Rooney

Browse the full ITC paper archive.