34.1Gbps Low Jitter, Low BER High-Speed Parallel CMOS Interface for Interconnections in High-Speed Memory Test System.

Daisuke Watanabe, Masakatsu Suda, Toshiyuki Okayasu

Browse the full ITC paper archive.