A testable design of logic circuits under highly observable condition.

Xiaoqing Wen, Kozo Kinoshita

Browse the full ITC paper archive.