Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ITC
/
Paper
: Identifying redundant gate replacements in verification by error modeling.
Zeljko Zilic
,
Katarzyna Radecka
Venue
A
ITC
Year
2001
Proceedings
ITC
DBLP record
conf/itc/ZilicR01 ↗
Browse the full
ITC paper archive
.