An hybrid eDRAM/SRAM macrocell to implement first-level data caches.

Alejandro Valero, Julio Sahuquillo, Salvador Petit, Vicente Lorente, Ramon Canal, Pedro Lpez, Jos Duato

Browse the full MICRO paper archive.