Modulo scheduling with integrated register spilling for clustered VLIW architectures.

Javier Zalamea, Josep Llosa, Eduard Ayguad, Mateo Valero

Browse the full MICRO paper archive.