A common FPGA based synchronizer architecture for Hiperlan/2 and IEEE 802.11a WLAN systems.

Ma Jos Canet, Felip Vicedo, Vicen Almenar, Javier Valls, Eduardo R. de Lima

Browse the full PIMRC paper archive.