Asynchronous Assertion Monitors for multi-Clock Domain System Verification.
Katell Morin-Allory, Laurent Fesquet, Dominique Borrione
VenueCRSP
Year2006
ProceedingsIEEE International Workshop on Rapid System Prototyping
DBLP recordconf/rsp/Morin-AlloryFB06 ↗
Browse the full RSP paper archive.