A Methodology for SAT-Based Electrical Error Debugging During Post-Silicon Validation.

Binod Kumar, Masahiro Fujita, Virendra Singh

Browse the full VLSID paper archive.