A 16-bit x 16-bit 1.2 μ CMOS multiplier with low latency vector merging.

W. Amendola Jr., Hosahalli R. Srinivas, Keshab K. Parhi

Browse the full VLSID paper archive.